## **CLAIMS**

(Currently Amended) A method for modifying a program to allow the program to
execute on a processor system that includes a programmable logic device, the
method comprising:

rewriting the critical code segment as a function;
revising the program by designating the function as a code to be compiled
by an extension compiler and by replacing the critical code segment
with a statement that calls the function; and
compiling the revised program, including compiling an extensions file
including the code to produce a header file, and an intermediate
file written in a hardware description language, such that the
function is executed by the programmable logic device.

- 2. (Previously Presented) The method of claim 1 wherein the critical code segment is defined by a length of time required for execution.
- 3. (Original) The method of claim 1 wherein the critical code segment is a nested loop.
- 4. (Original) The method of claim 1 wherein the program is written in a programming language and the function is written with the same programming language.
- 5. (Original) The method of claim 1 wherein the function is selected from a library of pre-defined functions.
- 6. (Original) The method of claim 1 wherein the function defines an integer with a non-standard number of bits.

- 7. (Original) The method of claim 1 wherein the program is written in a program file and designating the function as a code includes writing the code to an extensions file.
- 8. (Original) The method of claim 1 wherein compiling the revised program includes copying the code to an extensions file.
- 9. (Canceled)
- 10. (Original) The method of claim 1 wherein the step of revising is performed manually.
- 11. (Original) The method of claim 1 wherein the step of revising is performed using an automated conversion tool.
- 12. (Currently Amended) The method of claim 9-1 wherein the hardware description language is Verilog HDL hardware description language.
- 13. (Currently Amended) The method of claim 9-1 wherein the header file declares a prototype for the function.
- 14. (Currently Amended) The method of claim 9-1 wherein the intermediate file includes an implementation of the function as an instruction for a programmable logic device.

- 15. (Original) The method of claim 10 wherein the header file and the revised program are compiled together by a standard compiler to generate an executable file.
- 16. (Original) The method of claim 15 wherein the standard compiler also includes the compiling of a configuration file in generating the executable file.
- 17. (Original) The method of claim 1 further comprising: profiling the revised program; and evaluating the performance of the revised program.
- 18. (Original) The method of claim 17 wherein evaluating the performance of the revised program includes comparing the performance against a timing requirement.
- 19. (Original) The method of claim 17 wherein evaluating the performance of the revised program includes comparing the performance against a prior performance.
- 20. (Original) The method of claim 1 wherein the function executed by the programmable logic device does not have direct access to non-register file memory.
- 21. (Original) The method of claim 1 wherein the function executed by the programmable logic device has register file inputs and outputs limited to a predetermined number set by the compiler.

22. (Original) The method of claim 21 wherein the limited predetermined number of register file inputs is three.

23-37. (Canceled)

- 38. (Currently Amended) A method for extending the native instruction set of a general purpose processor in a computing system comprising a-the general purpose processor and a programmable logic device, the method consisting of the steps of:
  - (i) identifying critical code segments in an application program to be run on the computing system;
  - (ii) replacing the critical code segments with at least one extended instruction, not included in the native instruction set of the general purpose processor;
  - (iii) compiling the application program including the <u>critical</u> code segments containing the extended instruction, <u>including compiling an extensions</u> file including a code containing the extended instruction to produce a <u>header file</u>, and an intermediate file written in a hardware description <u>language</u>; and
  - (iv) executing the compiled application program on the computer-computing system such that the native instructions are executed by the general <a href="mailto:purpose">purpose</a> processor and the extended instruction is executed by the programmable logic device.
- 39. (Previously Presented) The method of claim 38 wherein the critical code segment is defined by a length of time required for execution.

40. (Original) The method of claim 38 wherein the critical code segment is a nested loop.

6508123444

- 41. (Original) The method of claim 38 wherein the at least one extended instruction is selected from a library of predefined extended instructions.
- 42. (Original) The method of claim 38 wherein compiling the application program includes copying the application program to an extensions file.
- 43. (Canceled).
- 44. (Currently Amended) The method of claim 43-38 wherein the hardware description language is Verilog HDL hardware description language.
- 45. (Original) The method of claim 38 wherein the step of revising is performed manually.
- 46. (Original) The method of claim 38 wherein the step of revising is performed using an automated conversion tool.

47-53. (Canceled)

- 54. (Currently Amended) A system for modifying a program to allow the program to execute on a processor system that includes a programmable logic device, comprising:
  - means for identifying a critical code segment of the program;

means for rewriting the critical code segment as a function;

- means for revising the program by designating the function as a code to be compiled by an extension compiler and by replacing the critical code segment with a statement that calls the function; and
- means for compiling the revised program, including means for compiling an

  extensions file including the code to produce a header file, and an

  intermediate file written in a hardware description language; and

  means for storing instruction extensions such that the function is executed by the

  programmable logic device.
- 55. (Previously Presented) The system of claim 54 wherein the critical code segment is defined by a length of time required for execution.
- 56. (Original) The system of claim 54 wherein the critical code segment is a nested loop.
- 57. (Original) The system of claim 54 wherein the program is written in a programming language and the function is written with the same programming language.
- 58. (Original) The system of claim 54 wherein the function is selected from a library of pre-defined functions.
- 59. (Original) The system of claim 54 wherein the function defines an integer with a non-standard number of bits.

- 60. (Original) The system of claim 54 wherein the program is written in a program file and means for revising the program by designating the function as a code includes means for writing the code to an extensions file.
- 61. (Original) The system of claim 54 wherein the program is written in a program file and means for revising the program by designating the function as a code includes means for writing the code into the program file and demarking the code.
- 62. (Original) The system of claim 54 wherein means for compiling the revised program includes means for copying the code to an extensions file.
- 63. (Canceled)
- 64. (Currently Amended) The system of claim 63-54 wherein the hardware description language is Verilog HDL hardware description language.
- 65. (Currently Amended) The system of claim 63-54 wherein the header file declares a prototype for the function.
- 66. (Currently Amended) The system of claim 63-54 wherein the intermediate file includes an implementation of the function as an instruction for a programmable logic device.

- 67. (Currently Amended) The system of claim 63-54 wherein the header file and the revised program are compiled together by a standard compiler to generate an executable file.
- 68. (Original) The system of claim 54 further comprising: means for profiling the revised program; and means for evaluating the performance of the revised program.
- 69. (Original) The system of claim 68 wherein the means for evaluating the performance of the revised program includes means for comparing the performance against a timing requirement.
- 70. (Original) The system of claim 68 wherein the means for evaluating the performance of the revised program includes means for comparing the performance against a prior performance.
- 71. (Original) The system of claim 54 wherein the function executed by the programmable logic device does not have direct access to non-register file memory.
- 72. (Original) The system of claim 54 wherein the function executed by the programmable logic device has register file inputs and outputs limited to a predetermined number set by the compiler.
- 73. (Original) The system of claim 54 wherein the limited predetermined number of register file inputs is three.

2

device.

74. (Currently Amended) A method for modifying a program to allow the program to execute on a processor system that includes a programmable logic device, the method comprising:

identifying a critical code segment of the program;

demarking the critical code segment;

revising the program by designating the demarked code segment as a

code to be compiled by an extension compiler and by replacing the

critical code segment with one or more extended instructions; and

compiling the revised program, including compiling an extensions file

including the code to produce a header file, and an intermediate

file written in a hardware description language, such that the

extended instructions are executed by the programmable logic